Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Product List
Connectivity in Control Systems Slide 27

In summary, industrial systems commonly use multiple motors that require torque and speed control, plus precision sensing. A host processor running an operating system, or a real time operating system applications is typically required. For example, these can act as a communications bridge, or make sure multiple motors are working together with motion profiling for robotic arms. Another example is in the growing field of solar applications where there can a host running an operating system, communicating between multiple panels or multiple string inverters in a solar farm. Efficient controllers with good edge resolution and high performance PWMs are required in applications such items as the MPPC power stage or maximum power point tracking. TI has developed a solution with a C2000 core and an ARM Cortex™-M3 core in one optimized control system, the Concerto™ MCU, which is a low power device. There is no need for a communications bridge between the cores, and no transferring data via I2C, SPI, CAN, or even a memory interface, any of which would be an added delay between the two separate devices. The maximum clock speed on the Concerto MCU is 150 MHz on the C28X core, 75 MHz on the Cortex core. An issue with the clocking in these devices is that the Cortex core is capable of running up to 100 MHz, but due to the manner in which the clock dividers work, if the C28X is running at 150 MHz the ARM can only be run at 75 MHz. By running the C28X at 100 MHz, and the M3 at 100 MHz a 1:1 clock can be accomplished. Although Concerto devices are all available with Ethernet, USB, and CAN communications, there are derivatives available for applications where connectivity is not necessary. Available memory is up to 1 MB in Flash, and up to 132 kB in RAM, and can be allocated to either core.

PTM Published on: 2012-12-27