The PCI express hard IP has dedicated control status and debug features such as a local management interface for real time observation of status and testing of configuration registers, error status information, and specific debug signals that are routed to a dedicated debug port on the PCI express hard IP.