Here is the same RX CPU core that was just discussed along with its 64-bit instruction interface and its 32-bit data interface. Discussed earlier was the “Enhanced” Harvard architecture; here is where it happens: in this bus matrix. The matrix allows either instructions or data to be accessed through any one of three different paths.