Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Product List
Core-Slide21

So, does all of this optimizing of the RX instruction set pay off? Yes! Five different embedded applications were benchmarked by Renesas using the RX and a Cortex-M3 based MCU. For all benchmarks the compilers were set to optimize code size for the smallest memory footprint. The RX compiler produced code that was up to 28% smaller than the Cortex-M3 based MCU. One can see that a lot of precious program storage is wasted in the M3-based MCU by the fixed instruction lengths used versus the variable-byte-length instructions of the RX.

PTM Published on: 2012-05-15