Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Product List
Core-Slide14

Here it can be seen that during one clock cycle, the CPU can fetch instructions from Flash memory while at the same time the CPU can be writing data to a USB or serial channel to send data to another device. At the same time, the Ethernet DMA controller is moving data packets out on the Ethernet bus from SRAM while the EXDMA is moving data on the external data bus from one external device to another. This could be a graphic frame buffer DRAM and a color TFT-LCD panel. Notice that all four of these transfers are happening simultaneously, each one on separate physical busses with no interference with each other. However, it is still possible to move even more data while this is occurring.

PTM Published on: 2012-05-15