Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Product List
ARM Core

The ARM7 core is a reduced instruction set computer (RISC) that provides high instruction throughput and real-time interrupts that MCUs require. This MCU utilizes a 3-stage pipeline in which an instruction is fetched, decoded, and finally executed. The ARM7TDMI core features a Von Neumann architecture in which a single path is used for both instructions and data, as opposed to a Harvard architecture that has separate paths for each. However, the LPC2000 family also has a data bypass buffer in the memory accelerator module (MAM) to reduce any potential bottlenecks of this path sharing. 

PTM Published on: 2011-11-02