Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Product List
With the pixel clock disabled, the LCD timing registers can now be loaded. The values determined from the LCD datasheet during the hardware design phase are used here. The horizontal registers configure the timing signals for each line of a screen. The vertical registers configure the timing signals for each full screen.
PTM Published on: 2013-10-02