This is an illustration of the Peraso families of accelerator engine ICs. Each family includes 576Mb devices (which is four times the density of the most popular QDR device) as well as 1Gb devices (which is eight times the density of QDR). The Peraso devices are single die monolithic ICs and support SerDes interface rates up to 25Gbps.