Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Cyclone3-Slide9

This slide shows the key features of the Cyclone® III architecture and is a blueprint for the features that will be highlighted in the rest of this presentation. While this is a 65nm low power process, the core voltage is 1.2V. The highest density device contains 4Mb of RAM, divided into 9k blocks which were optimized for video buffering and other RAM intensive applications. In the largest device, there are 432 of these blocks that can be configured as single port, dual port, or true dual port RAM or ROM. The devices also support both parallel and serial configurations which eliminates the need for an external microcontroller if remote access upgrades are necessary. In addition to increasing the RAM and DSP, the onboard PLLs are being upgraded to a Stratix-class PLL. They are now dynamically reconfigurable in system, and feature up to 5 outputs. The larger devices have 4 PLLs while the two smaller devices have 2 PLLs each.

PTM Published on: 2011-10-14