Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Cyclone3-Slide26

A key differentiator between FPGA families is how they handle I/O. Cyclone® III devices offer key I/O enhancements to improve flexibility for easier I/O placements, reduce board space, increase system performance, and improve signal integrity. First, all 8 banks can interface to any I/O standard or external memory. Certain banks are still optimized for highest performance for memory interfaces and LVDS communication. For example, the top and bottom banks are optimized for memory interface performance, while the left and right banks are optimized for LVDS performance. 2 additional registers in the I/O cell increase DDR interface performance by improving the Write margin.

PTM Published on: 2011-10-14