Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Cyclone3-Slide28

Cyclone® III I/O and memory interfaces are designed to support a broad range of general purpose and specific end market applications. Support is limited though to up to 8mA drive strengths for 3.3V LVTTL and 2mA for 3.3V LVCMOS. OCT and adjustable slew rate features are not available when using the 3.3V I/O standards. For 3.3V PCI support, the Cyclone® III offers a 3.0V I/O setting to support the higher drive strengths required for PCI and remain compatible with PCI voltage swing requirements. LVDS performance has been increased to a maximum of 875Mbps performance for receivers, 840Mbps on the row I/O banks, and 640Mbps on the column I/O banks. PCI Express continues to be supported via the use of external PHY devices and easy to use IP cores available from Intel and partners. For more details on I/O and memory interfaces using 2.5V/3.0V/3.3V LVTTL or LVCMOS please refer to AN 447 on I/O Standards.

PTM Published on: 2011-10-14