Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Cyclone3-Slide13

In order to support the dense logic structure of Cyclone® III FPGAs, these devices have either 10 or 20 global clocks, depending on device density. The global clock mux was completely re-structured to enable many of the new PLL features, as well as for memory interface timing. The PLLs on the Cyclone® III series are low jitter, very flexible PLLs that each offer up to 5 outputs. The frequency range now extends to as low as 5MHz and as high as 440MHz clock input signals. Another change that was made was the addition of dynamically controllable frequency and phase of the PLLs while the system is running. The PLLs can now also be cascaded together to get even more granularity on the clock frequency generated.

PTM Published on: 2011-10-14