Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Cyclone3-Slide23

The DSP block supports the following features: a base cell containing an 18b by 18b multiplier feature, one full-precision (36 bit) 18b by 18b multiplier output capability to split the base cell containing one 18b by 18b multiplier into a cell containing two 9b by 9b multipliers, two full-precision (18 bits each) 9b by 9b multiplier outputs, and I/O registers to improve block speed. The DSP block is targeted for 260MHz 18b by 18b multiplication with both registers engaged, and with the fastest speed grade. Input register banks can be set/bypassed in 9b chunks. Similarly, the output register banks can be set/bypassed in 18b chunks. 2 dynamic input signals (SIGNX and SIGNY) have input registers that can be set/bypassed independently of the data register banks.

PTM Published on: 2011-10-14