This slide shows a server using a FB-DIMM memory with HCSL timing interfaces. The NB3N111K which has 10 HCSL outputs, is used to distribute 9 copies of a signal coming from an FPGA, CPU, or other to the Memory Controller and each of the 8 FB-DIMM modules.