Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Product List
dead-time-slide19

Lay out the traces as shown above. This keeps inductances low when the gate capacitance is charged and discharged where peak current can reach 2A. The currents in the traces couple with their respective return line and minimize any radiated noise.

PTM Published on: 2013-09-19