Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Product List
dead-time-slide13

Shown here are two plots showing the wait for AVDD to stabilize, and come up. If the designer has just put a voltage divider to VIN, and tied the enable pin to that, the enable pin comes up first and if the input voltage comes up quickly and turns on the enable pin before the 1.8V is up, the signal which causes the reset in the digital subsystem may not occur. The digital system will come up correctly, 99 times out of a 100, but that 1% is where it may not come up correctly and it may load incorrectly, which will result in the output voltages not coming up in the manner that is expected. There may be OVP faults, or overcurrent protection faults if it does not come up correctly.

PTM Published on: 2013-09-19