Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Product List
Associated Content
Clock generators and clock buffers are used when several reference frequencies are required and the target ICs are all on the same board or in the same IC or FPGA. In some applications, FPGA/ASICs have multiple time domains for the data path, control plane and memory controller interface, and as a result require multiple unique reference frequencies. This is a good place for a clock generator. A clock generator or buffer is also better when the IC cannot accommodate a crystal input, when the IC must be synchronized to an external reference (source-synchronous application), or when a high-frequency reference is required.
PTM Published on: 2017-03-01