This allows designers to escape all the I/O's in a single layer using low cost PCB design rules. In this example, an escape uses 5mm trace width and spacing and very low cost vias; nothing exotic, no blind or buried vias. Basically, very low cost design rules allow designers to escape the entire SiP in a single layer.