Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Product List
Cortex-M3 Introduction and Specific SAM3U Implementation Slide 6
The Cortex®-M3 is configured by default in JTAG mode, but the SAM3U also supports the Serial Wire Debug (SWD) mode which reduces the number of pins dedicated for debug. Only two pins are necessary: SWCLK and SWDIO. An extra pin called TRACESWO is dedicated to the Asynchronous Trace (ITM) feature that is also supported. Serial Wire Debug mode as well as Asynchronous Trace (ITM) are both supported by the JTAG SAM-ICE. The table on this slide shows the different pins which are used in JTAG and in Serial Wire Debug and Asynchronous Trace.
PTM Published on: 2011-12-27