Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Product List
Capacitive Touch Sensing Solutions Slide 18

This is an example of allocation of the layers in a four-layer PCB. The top layer is where the actual sensing pads are. The Middle 1 layer can be used for routing, making sure that the separation between this layer and the top is at least ten mils. The Middle 2 layer can be used for either device routing or the sensor pad routing. The Bottom layer is reserved for device routing. As recommended also for the Top layer, all the empty space should be filled with a mesh ground for protection against noise. Following these hardware recommendations in the actual layout when setting up an application will help ensure that issues with noise or too high intrinsic capacitance will not occur.

PTM Published on: 2011-12-12