Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Product List
Design-Slide13

This table shown here provides some general guidelines for the tolerable off-state capacitance values for the line side of Ethernet and for the PHY side. These are nominal values, the specific values tolerated by a specific design may be different due to board layout considerations, ambient noise levels, length of cabling, and type of cabling (CAT5, CAT5e, CAT6 or CAT7). Rate and reach testing is needed to prove specific level of tolerance to off-state capacitance values.

PTM Published on: 2016-02-01