Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Product List
Flexis QE Series Low Power Features Slide 10
Clock management or clock gating allows the designer to modify peripherals in order to minimize power consumption. As shown in the chart, the run current can be reduced up to 33% by using the system clock gating registers. Clock gating is the mechanism used to disable the clock tree to any unused peripheral which saves power by not clocking unused gates.
PTM Published on: 2011-10-11