Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Product List
MCU-Intro-Slide20
The AVR32 architecture is optimized for C/C++ and there are no penalties for switching between 16- and 32-bit instructions. Smaller code provides high performance which enables fewer flash memory instruction fetch operations because the instructions do more within one clock cycle. Therefore, the program executes faster because it has fewer, more powerful instructions to decode and process, and therefore lower power consumption. Power consumption is actually directly linked to high performance because the core works smarter, not harder. Also, requiring fewer memory access operations translates into less power consumption in the data buses and fewer instructions need to propagate through the pipeline, which translates into less energy required to run the program. Very often, the AVR32 device can be clocked at a lower frequency, or, alternatively the device can run faster in one of the power saving sleep modes. Additionally, a smaller memory requirement  translates into less flash memory required to store the compiled program. Fitting the program into a device with less on-chip flash translates into a significant cost saving per board.
PTM Published on: 2011-02-11