Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Product List
Automotive Grade Transistors and Discretes Slide 15

The AEC Q002 standard for statistical yield analysis is applied at die level (EWS) and the finished product. The statistical yield analysis has two guidelines, Statistical Yield Limit (SYL) and Statistical Bin Limit (SBL). In EWS when the lot is retested, the SYL will put in scrap each wafer, and whole lot, if the yields of good dice are lower than the values of the history of the last six or more lots tested. For the SBL the procedure is not for good dice, but for controlled bins. For example if a bin to control is the percentage of inoperative dice, or if a wafer or lot has more inoperative dice than the statistical limit, the wafer or the whole lot is scrapped. The SYA is applied also at the final test when the parts are assembled.

PTM Published on: 2012-10-16