Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Slide 44 Slide 45 Slide 46 Slide 47 Slide 48 Slide 49 Slide 50 Slide 51 Slide 52 Slide 53 Slide 54 Slide 55 Slide 56 Slide 57 Slide 58 Product List
LPC1700 Microcontroller Slide 51
There are 4 main power reduction modes in the LPC1700 family: Sleep, Deep-Sleep, Power-Down, and Deep Power-Down. Sleep Mode on the LPC17xx corresponds to the Idle mode on LPC2xxx series devices. The name has changed because ARM has incorporated portions of reduced power mode control into the Cortex-M3. In this mode, CPU execution is suspended and peripherals continue to run. In Sleep-Mode, execution of instructions is suspended until either a reset or an interrupt occurs. Peripheral functions continue operation during Sleep-Mode and may generate interrupts to cause the processor to resume execution. A wake up from Sleep mode will occur whenever any enabled interrupt occurs. Deep-Sleep mode on the LPC17xx corresponds to the Sleep Mode on LPC23xx and LPC24xx series devices. When the chip enters the Deep-Sleep Mode, the main oscillator is powered down, nearly all clocks are stopped. The IRC remains running and can be configured to drive the Watchdog Timer, allowing the Watchdog to wake up the CPU. The 32kHz RTC oscillator is not stopped and RTC interrupts may be used as a wakeup source. The flash is left in the standby mode allowing a quick wakeup. The PLLs are automatically turned off and disconnected. The CCLK and USBCLK clock dividers automatically get reset to zero. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Deep Sleep mode and the logic levels of chip pins remain static. The Deep-Sleep mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks.
PTM Published on: 2011-11-02