Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Product List
Winbond Electronics Serial Flash Memory Part 1: SPI Interface Slide 7

A status register read transaction takes advantage of data returned from the slave. A timing diagram for the Read command is shown here with time given across the bottom axis. To talk to the SPI device the SS# or CS# must be brought high and then driven low. After sending the read status register instruction, the slave begins transmitting data on the MISO line at a rate of one byte per eight clock cycles. The host receives the bitstream and completes the transaction by de-asserting SS#.

PTM Published on: 2019-10-28