Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Product List
Overview-Slide23

The MSP430’s architecture provides the flexibility of 16 fully addressable, single-cycle 16-bit CPU registers. The large CPU register file eliminates what is typically a single working file or accumulator bottleneck. The CPU registers are fully accessible including the program counter, stack pointer, status register and 12 working registers.

PTM Published on: 2008-05-30