Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Product List
The MPU core for the SAMA5D2 SiP devices is an ARM Cortex A5 microprocessor. It features performance up to 500 MHz and also includes the NEON media processing engine and 128 kB of L2 cache. The core also provides an interface to Quad SPI flash memory and is capable of executing directly out of Flash for bare metal designs. Media embedded features include an audio subsystem with digital microphone inputs and Class D Amplifier outputs. Visual output is provided by a 24-bit data TFT-LCD interface with support for 4 overlays and graphic acceleration. A 12-bit parallel camera interface and a peripheral touch controller support visual and touch inputs. The SAMA5D2 also features security based on the ARM TrustZone and is pre-certified by the Payment Card Industry. These security features are critical for many MPU applications, particularly for Point of Sale (POS) terminals. Many of the characteristics of secured POS terminal design such as protecting a unique identity, securely booting and monitoring operation, authenticating other devices on a network, and securely storing data are all applicable to a wide range of applications requiring some level of security, assurance or privacy.
PTM Published on: 2018-09-28