Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Slide 44 Slide 45 Slide 46 Product List
MAX2870-Slide21

Another important application for the PLL frequency synthesizer is generating a conversion clock for high speed data converters. In an IF sampling radio receiver architecture the high-speed ADC must have excellent aperture jitter to acquire signals at high intermediate frequencies. Jitter is the time domain expression of phase noise. At a given input frequency the ADC signal-to-noise ratio is influenced by aperture jitter and conversion clock jitter.

PTM Published on: 2014-02-13