Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Slide 44 Slide 45 Slide 46 Product List
MAX2870-Slide15

Other key parameters are lock time, phase detector frequency and tuning resolution. Lock Time is the time it takes for the final RF output frequency to settle within a certain tolerance. Wider loop bandwidth yields faster lock time. Typical lock time can range from 75µs to 200µs. Phase detector frequency is the PFD input frequency range. Since phase noise is multiplied up from the PFD by 20logN, a higher PFD frequency allows a lower divide-by-N value which improves system phase noise performance. For example doubling the PFD frequency reduces phase noise by 3dB. Tuning resolution is the frequency tuning resolution of the PLL. The integer-n PLL tuning resolution is limited by integer divider values. However, fractional-n tuning resolution is determined by fractional divider values. Fractional-n synthesizers offer designers fine tuning resolution in the hundreds of hertz.

PTM Published on: 2014-02-13