设置
快速交货
免运费
国际贸易术语
支付类型
市场产品
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Product List
dsPIC33 includes Direct Memory Access (DMA) controller for efficient data movement. The devices include eight DMA channels. Each of the eight channels can move data to/from eight different peripheral source or destinations. A simple arbitration scheme prioritizes each channel should more than one channel attempt transactions at the same time. The channel with the lower number wins. Note that the DMA system has its own bus for DMA transactions. This “backside” bus means that DMA transactions can occur simultaneously with CPU transactions. It is not necessary to disrupt the CPU operation or wait for a “dead cycle” in the CPU operation.
PTM Published on: 2011-11-07
