One last example application is a sample and hold circuit. In this example, the CLC is configured as a D Flip-Flop to implement the sample and hold circuit, once again saving both real estate and the expense of the addition of external logic.