Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Product List
Slide11

A scope shot showcasing R4’s transient response is shown on this slide. This was taken from an ISL68200 demo board, which shows Vout deviation with a 15 A load step using an all ceramic output cap design. CH1, the yellow waveform, is the output voltage. CH2, the blue waveform, is the switch node and CH3 is the load step. The take away here is that R4 can instantly respond to load transients, temporarily increasing both duty cycle and switching frequency to minimize Vout deviation. In this example, Vout deviation is kept to <2.5%, easily meeting the requirements of high-end FPGAs and ASICs which can require Vout deviation of <3%.