Latches

Results: 3
Series
74AHC74HC74LVC
Packaging
Cut Tape (CT)Digi-Reel®Tape & Reel (TR)Tube
Circuit
1:18:8
Voltage - Supply
1.65V ~ 5.5V2V ~ 5.5V2V ~ 6V
Delay Time - Propagation
1ns23ns
Current - Output High, Low
7.8mA, 7.8mA8mA, 8mA32mA, 32mA
Operating Temperature
-40°C ~ 125°C-40°C ~ 85°C
Mounting Type
Surface MountThrough Hole
Package / Case
6-TSSOP, SC-88, SOT-36320-DIP (0.300", 7.62mm)20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package
20-PDIP20-TSSOPSC-70-6
Stocking Options
Environmental Options
Media
Marketplace Product
3Results
Showing
of 3
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Logic Type
Circuit
Output Type
Voltage - Supply
Independent Circuits
Delay Time - Propagation
Current - Output High, Low
Operating Temperature
Mounting Type
Package / Case
Supplier Device Package
20-TSSOP
SN74AHC573PWR
IC D-TYPE TRANSP SGL 8:8 20TSSOP
Texas Instruments
29,063
In Stock
1 : ¥4.00000
Cut Tape (CT)
2,000 : ¥1.36238
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
D-Type Transparent Latch
8:8
Tri-State
2V ~ 5.5V
1
1ns
8mA, 8mA
-40°C ~ 85°C
Surface Mount
20-TSSOP (0.173", 4.40mm Width)
20-TSSOP
20-DIP
SN74HC573AN
IC D-TYPE TRANSP SGL 8:8 20DIP
Texas Instruments
10,178
In Stock
1 : ¥8.54000
Tube
Tube
Active
D-Type Transparent Latch
8:8
Tri-State
2V ~ 6V
1
23ns
7.8mA, 7.8mA
-40°C ~ 85°C
Through Hole
20-DIP (0.300", 7.62mm)
20-PDIP
SC-70-6
SN74LVC1G373DCKR
IC LTCH D-TYP SGL 3-OUT SC70-6
Texas Instruments
22,674
In Stock
1 : ¥3.86000
Cut Tape (CT)
3,000 : ¥1.13211
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
D-Type Transparent Latch
1:1
Tri-State
1.65V ~ 5.5V
1
1ns
32mA, 32mA
-40°C ~ 125°C
Surface Mount
6-TSSOP, SC-88, SOT-363
SC-70-6
Showing
of 3

Latches

Latches are elementary digital memory devices similar to flip-flops, but different in that the retained logic state can change at any time a latch enable (or similarly named) signal is in a valid logic state. Latches described as "transparent" further allow the device outputs to reflect the current state of the inputs while the latch enable signal is valid, as opposed to changing state only when the retained state has been fixed.