Flip Flops

Results: 2
Packaging
Cut Tape (CT)Digi-Reel®Tape & Reel (TR)
Function
ResetSet(Preset) and Reset
Output Type
ComplementaryNon-Inverted
Max Propagation Delay @ V, Max CL
4ns @ 5V, 50pF4.1ns @ 5V, 50pF
Current - Quiescent (Iq)
4 µA40 µA
Input Capacitance
2.5 pF4 pF
Supplier Device Package
6-TSOP8-VSSOP
Package / Case
8-VFSOP (0.091", 2.30mm Width)SC-74, SOT-457
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Grade
Qualification
Mounting Type
Supplier Device Package
Package / Case
8-VFSOP
74LVC1G74DC,125
IC FF D-TYPE SNGL 1BIT 8VSSOP
Nexperia USA Inc.
16,028
In Stock
1 : ¥4.76000
Cut Tape (CT)
3,000 : ¥1.62070
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
1
1
200 MHz
4.1ns @ 5V, 50pF
Positive Edge
32mA, 32mA
1.65V ~ 5.5V
4 µA
4 pF
-40°C ~ 125°C (TA)
-
-
Surface Mount
8-VSSOP
8-VFSOP (0.091", 2.30mm Width)
Automotive, AEC-Q101 Series
74LVC1G175GV-Q100H
IC FF D-TYPE SNGL 1BIT 6TSOP
Nexperia USA Inc.
0
In Stock
Check Lead Time
3,000 : ¥0.76611
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Reset
D-Type
Non-Inverted
1
1
200 MHz
4ns @ 5V, 50pF
Positive Edge
32mA, 32mA
1.65V ~ 5.5V
40 µA
2.5 pF
-40°C ~ 125°C (TA)
Automotive
AEC-Q100
Surface Mount
6-TSOP
SC-74, SOT-457
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.