Flip Flops

Results: 2
Packaging
BulkCut Tape (CT)Digi-Reel®Tape & Reel (TR)
Supplier Device Package
14-SOIC14-TSSOP
Package / Case
14-SOIC (0.154", 3.90mm Width)14-TSSOP (0.173", 4.40mm Width)
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Grade
Qualification
Mounting Type
Supplier Device Package
Package / Case
14-SOIC
SN74AHC74QDRQ1
IC FF D-TYPE DUAL 1BIT 14SOIC
Texas Instruments
2,397
In Stock
37,006
Marketplace
1 : ¥5.02000
Cut Tape (CT)
2,500 : ¥1.31769
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Bulk
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
115 MHz
9.3ns @ 5V, 50pF
Positive Edge
8mA, 8mA
2V ~ 5.5V
2 µA
2 pF
-40°C ~ 125°C (TA)
Automotive
AEC-Q100
Surface Mount
14-SOIC
14-SOIC (0.154", 3.90mm Width)
14-TSSOP
SN74AHC74QPWRQ1
IC FF D-TYPE DUAL 1BIT 14TSSOP
Texas Instruments
5,074
In Stock
1 : ¥4.84000
Cut Tape (CT)
2,000 : ¥1.71914
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
115 MHz
9.3ns @ 5V, 50pF
Positive Edge
8mA, 8mA
2V ~ 5.5V
2 µA
2 pF
-40°C ~ 125°C (TA)
Automotive
AEC-Q100
Surface Mount
14-TSSOP
14-TSSOP (0.173", 4.40mm Width)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.