Latches

Results: 4
Manufacturer
Fairchild SemiconductorTexas Instruments
Packaging
BulkCut Tape (CT)Digi-Reel®Tape & Reel (TR)Tube
Product Status
ActiveObsolete
Delay Time - Propagation
17ns25ns
Current - Output High, Low
6mA, 6mA7.2mA, 7.2mA
Stocking Options
Environmental Options
Media
Marketplace Product
4Results

Showing
of 4
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Logic Type
Circuit
Output Type
Voltage - Supply
Independent Circuits
Delay Time - Propagation
Current - Output High, Low
Operating Temperature
Mounting Type
Package / Case
Supplier Device Package
20-SOIC,DW
SN74HCT573DWR
IC D-TYPE TRANSP SGL 8:8 20SOIC
Texas Instruments
10,891
In Stock
1 : ¥4.10000
Cut Tape (CT)
2,000 : ¥1.45232
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Active
D-Type Transparent Latch
8:8
Tri-State
4.5V ~ 5.5V
1
25ns
6mA, 6mA
-40°C ~ 85°C
Surface Mount
20-SOIC (0.295", 7.50mm Width)
20-SOIC
ADC0838CIWM
MM74HCT573WM
IC D-TYPE TRANSP SGL 8:8 20SOIC
Fairchild Semiconductor
79,920
Marketplace
Unavailable
Unavailable in your selected currency
Bulk
Active
D-Type Transparent Latch
8:8
Tri-State
4.5V ~ 5.5V
1
17ns
7.2mA, 7.2mA
-40°C ~ 85°C
Surface Mount
20-SOIC (0.295", 7.50mm Width)
20-SOIC
ADC0838CIWM
MM74HCT573WMX
IC D-TYPE TRANSP SGL 8:8 20SOIC
Fairchild Semiconductor
34,000
Marketplace
Unavailable
Unavailable in your selected currency
Bulk
Active
D-Type Transparent Latch
8:8
Tri-State
4.5V ~ 5.5V
1
17ns
7.2mA, 7.2mA
-40°C ~ 85°C
Surface Mount
20-SOIC (0.295", 7.50mm Width)
20-SOIC
20-SOIC,DW
SN74HCT573DW
IC D-TYPE TRANSP SGL 8:8 20SOIC
Texas Instruments
0
In Stock
675 : ¥6.21559
Tube
Tube
Obsolete
D-Type Transparent Latch
8:8
Tri-State
4.5V ~ 5.5V
1
25ns
6mA, 6mA
-40°C ~ 85°C
Surface Mount
20-SOIC (0.295", 7.50mm Width)
20-SOIC
Showing
of 4

Latches


Latches are elementary digital memory devices similar to flip-flops, but different in that the retained logic state can change at any time a latch enable (or similarly named) signal is in a valid logic state. Latches described as "transparent" further allow the device outputs to reflect the current state of the inputs while the latch enable signal is valid, as opposed to changing state only when the retained state has been fixed.