Flip Flops

Results: 2
Series
74HC74LVC
Packaging
BulkCut Tape (CT)Digi-Reel®Tape & Reel (TR)Tube
Product Status
ActiveObsolete
Function
ResetStandard
Output Type
Non-InvertedTri-State, Non-Inverted
Number of Bits per Element
18
Clock Frequency
36 MHz175 MHz
Max Propagation Delay @ V, Max CL
5ns @ 5V, 50pF46ns @ 6V, 150pF
Current - Output High, Low
7.8mA, 7.8mA32mA, 32mA
Voltage - Supply
1.65V ~ 5.5V2V ~ 6V
Current - Quiescent (Iq)
8 µA10 µA
Operating Temperature
-40°C ~ 125°C (TA)-40°C ~ 85°C (TA)
Supplier Device Package
20-SOICSOT-23-6
Package / Case
20-SOIC (0.295", 7.50mm Width)SOT-23-6
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Mounting Type
Supplier Device Package
Package / Case
SOT-23-6 PKG
SN74LVC1G175DBVT
IC FF D-TYPE SNGL 1BIT SOT23-6
Texas Instruments
18,597
In Stock
11,392
Marketplace
1 : ¥7.65000
Cut Tape (CT)
250 : ¥4.98444
Tape & Reel (TR)
Tape & Reel (TR)
Cut Tape (CT)
Digi-Reel®
Bulk
Active
Reset
D-Type
Non-Inverted
1
1
175 MHz
5ns @ 5V, 50pF
Positive Edge
32mA, 32mA
1.65V ~ 5.5V
10 µA
3 pF
-40°C ~ 125°C (TA)
Surface Mount
SOT-23-6
SOT-23-6
20-SOIC,DW
SN74HC574DW
IC FF D-TYPE SNGL 8BIT 20SOIC
Texas Instruments
122
In Stock
1 : ¥10.18000
Tube
Tube
Obsolete
Standard
D-Type
Tri-State, Non-Inverted
1
8
36 MHz
46ns @ 6V, 150pF
Positive Edge
7.8mA, 7.8mA
2V ~ 6V
8 µA
3 pF
-40°C ~ 85°C (TA)
Surface Mount
20-SOIC
20-SOIC (0.295", 7.50mm Width)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.