Flip Flops

Results: 2
Series
74HC74HCT
Packaging
BulkTube
Function
Set(Preset) and ResetStandard
Output Type
ComplementaryTri-State, Non-Inverted
Number of Elements
12
Number of Bits per Element
18
Clock Frequency
40 MHz60 MHz
Max Propagation Delay @ V, Max CL
30ns @ 6V, 50pF47ns @ 5.5V, 150pF
Current - Output High, Low
5.2mA, 5.2mA6mA, 6mA
Voltage - Supply
2V ~ 6V4.5V ~ 5.5V
Current - Quiescent (Iq)
4 µA8 µA
Supplier Device Package
14-PDIP20-PDIP
Package / Case
14-DIP (0.300", 7.62mm)20-DIP (0.300", 7.62mm)
Stocking Options
Environmental Options
Media
Marketplace Product
2Results

Showing
of 2
Compare
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Mounting Type
Supplier Device Package
Package / Case
14-PDIP
SN74HC74N
IC FF D-TYPE DUAL 1BIT 14DIP
Texas Instruments
5,224
In Stock
88,532
Marketplace
1 : ¥8.16000
Tube
Bulk
Tube
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
60 MHz
30ns @ 6V, 50pF
Positive Edge
5.2mA, 5.2mA
2V ~ 6V
4 µA
3 pF
-40°C ~ 85°C (TA)
Through Hole
14-PDIP
14-DIP (0.300", 7.62mm)
20-DIP
SN74HCT574N
IC FF D-TYPE SNGL 8BIT 20DIP
Texas Instruments
1,716
In Stock
1 : ¥10.43000
Tube
Tube
Active
Standard
D-Type
Tri-State, Non-Inverted
1
8
40 MHz
47ns @ 5.5V, 150pF
Positive Edge
6mA, 6mA
4.5V ~ 5.5V
8 µA
3 pF
-40°C ~ 85°C (TA)
Through Hole
20-PDIP
20-DIP (0.300", 7.62mm)
Showing
of 2

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.