Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Product List
Migrating from 8/16-bit MCUs to 32-bit ARMs Slide 9
The NXP onboard flash runs at speeds up to 72 MHz – just as fast as the ARM7 core itself!  This means that the flash is “0 wait state” – the ARM7 never has to idle while waiting for memory to be fetched out of the onboard flash, assuming the next instruction is sequential.  Additionally, there are different techniques for cases where the instructions or data aren’t sequential that can accelerate the performance of the onboard flash memory.  Specifically, the NXP Memory Accelerator Module (MAM) can mitigate these negative efforts of branch instructions and data accesses. NXP chose to use MAM rather than a more traditional cache for several reasons, but primarily because embedded applications can demand “deterministic” response.  In other words, it needs to be predictable as to how fast the result will be provided to the user.  Cache performance, on the other hand, can be “lumpy” and uneven in its benefits.
PTM Published on: 2011-11-02