The ARM7 RISC architecture uses “pipelining” to increase its performance – something that is rarely seen in the old CISC platforms. The program counter points to the instruction being fetched – which can be a problem if an unanticipated instruction is executed. However, during normal operation, while one instruction is being executed, its successor is being decoded and set up for execution while a third instruction is being fetched from memory.