Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Product List
Here is an outline of the three-stage instruction pipeline, including the relative PC location contents. In ARM state, the PC fetches the instruction from memory. In PC minus four, the instruction is decoded. In PC minus eight, the instruction is executed. In Thumb state, the PC fetches the instruction. PC minus two decodes the instruction. Finally, PC minus four executes the instruction. During the execute phase, the registers are read from the register bank, shift and Arithmetic Logic Unit (ALU) operation are performed, and registers are written back to the register bank.
PTM Published on: 2011-11-02