The ARM7TDMI-S core uses a pipeline to increase the speed of the flow of instructions to the processor. This enables several operations to take place simultaneously. The PC points to the instruction that is being fetched rather than to the instruction being executed. During normal operation, while one instruction is being executed, its successor is being decoded and a third instruction is being fetched from memory. This is a three-stage instruction pipeline: fetch, decode, and execute.